"A First Step Toward On-Chip Memory Mapping for Parallel Turbo and LDPC ..."

Awais Hussain Sani, Philippe Coussy, Cyrille Chavet (2013)

> Home

Details and statistics

DOI: 10.1109/TSP.2013.2264057

access: closed

type: Journal Article

metadata version: 2020-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsp/SaniCC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsp/SaniCC13
Awais Hussain Sani, Philippe Coussy, Cyrille Chavet:
A First Step Toward On-Chip Memory Mapping for Parallel Turbo and LDPC Decoders: A Polynomial Time Mapping Algorithm. IEEE Trans. Signal Process. 61(16): 4127-4140 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.