"Memory Efficient Modular VLSI Architecture for Highthroughput and ..."

Basant K. Mohanty, Pramod Kumar Meher (2011)

> Home

Details and statistics

DOI: 10.1109/TSP.2011.2109953

access: closed

type: Journal Article

metadata version: 2020-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsp/MohantyM11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsp/MohantyM11
Basant K. Mohanty, Pramod Kumar Meher:
Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT. IEEE Trans. Signal Process. 59(5): 2072-2084 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.