"FPGA Realization of FIR Filters by Efficient and Flexible Systolization ..."

Pramod Kumar Meher, Shrutisagar Chandrasekaran, Abbes Amira (2008)

> Home

Details and statistics

DOI: 10.1109/TSP.2007.914926

access: closed

type: Journal Article

metadata version: 2020-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsp/MeherCA08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsp/MeherCA08
Pramod Kumar Meher, Shrutisagar Chandrasekaran, Abbes Amira:
FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic. IEEE Trans. Signal Process. 56(7-1): 3009-3017 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.