"System Analysis of VLSI Architecture for 5/3 and 1/3 Motion-Compensated ..."

Ching-Yeh Chen et al. (2006)

> Home

Details and statistics

DOI: 10.1109/TSP.2006.880202

access: closed

type: Journal Article

metadata version: 2020-06-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsp/ChenHCCC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsp/ChenHCCC06
Ching-Yeh Chen, Chao-Tsung Huang, Yi-Hau Chen, Shao-Yi Chien, Liang-Gee Chen:
System Analysis of VLSI Architecture for 5/3 and 1/3 Motion-Compensated Temporal Filtering. IEEE Trans. Signal Process. 54(10): 4004-4014 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.