"Faster power estimation of CMOS designs using vector compaction - a ..."

Radj Radjassamy, Jo Dale Carothers (2003)

> Home

Details and statistics

DOI: 10.1109/TSMCB.2003.810954

access: closed

type: Journal Article

metadata version: 2020-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsmc/RadjassamyC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsmc/RadjassamyC03
Radj Radjassamy, Jo Dale Carothers:
Faster power estimation of CMOS designs using vector compaction - a fractal approach. IEEE Trans. Syst. Man Cybern. Part B 33(3): 476-488 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.