"A gradual neural network approach for FPGA segmented channel routing problems."

Nobuo Funabiki et al. (1999)

> Home

Details and statistics

DOI: 10.1109/3477.775264

access: closed

type: Journal Article

metadata version: 2020-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tsmc/FunabikiYKN99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsmc/FunabikiYKN99
Nobuo Funabiki, Makiko Yoda, Junji Kitamichi, Seishi Nishikawa:
A gradual neural network approach for FPGA segmented channel routing problems. IEEE Trans. Syst. Man Cybern. Part B 29(4): 481-489 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.