"An Efficient FPGA-based Depthwise Separable Convolutional Neural Network ..."

Zhengyan Liu et al. (2024)

> Home

Details and statistics

DOI: 10.1145/3615661

access: closed

type: Journal Article

metadata version: 2024-04-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/LiuLYC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/LiuLYC24
Zhengyan Liu, Qiang Liu, Shun Yan, Ray C. C. Cheung:
An Efficient FPGA-based Depthwise Separable Convolutional Neural Network Accelerator with Hardware Pruning. ACM Trans. Reconfigurable Technol. Syst. 17(1): 15:1-15:20 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.