"Buffer Placement and Sizing for High-Performance Dataflow Circuits."

Lana Josipovic et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3477053

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/JosipovicSGIC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/JosipovicSGIC22
Lana Josipovic, Shabnam Sheikhha, Andrea Guerrieri, Paolo Ienne, Jordi Cortadella:
Buffer Placement and Sizing for High-Performance Dataflow Circuits. ACM Trans. Reconfigurable Technol. Syst. 15(1): 4:1-4:32 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.