"RapidStream 2.0: Automated Parallel Implementation of Latency-Insensitive ..."

Licheng Guo et al. (2023)

> Home

Details and statistics

DOI: 10.1145/3593025

access: closed

type: Journal Article

metadata version: 2024-01-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/GuoMZLHLLQCSXKZC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/GuoMZLHLLQCSXKZC23
Licheng Guo, Pongstorn Maidee, Yun Zhou, Chris Lavin, Eddie Hung, Wuxi Li, Jason Lau, Weikang Qiao, Yuze Chi, Linghao Song, Yuanlong Xiao, Alireza Kaviani, Zhiru Zhang, Jason Cong:
RapidStream 2.0: Automated Parallel Implementation of Latency-Insensitive FPGA Designs Through Partial Reconfiguration. ACM Trans. Reconfigurable Technol. Syst. 16(4): 59:1-59:30 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.