![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Yield Prediction for Integrated Circuits Manufacturing Through ..."
Tao Yuan, Saleem Z. Ramadan, Suk Joo Bae (2011)
- Tao Yuan, Saleem Z. Ramadan
, Suk Joo Bae
:
Yield Prediction for Integrated Circuits Manufacturing Through Hierarchical Bayesian Modeling of Spatial Defects. IEEE Trans. Reliab. 60(4): 729-741 (2011)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.