"A Compile-Time Scheduling Heuristic for Interconnection-Constrained ..."

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

Gilbert C. Sih, Edward A. Lee (1993)

> Home

Details and statistics

DOI: 10.1109/71.207593

access: closed

type: Journal Article

metadata version: 2020-10-02

- view
  authority control:
- export record
  dblp key:
  - journals/tpds/SihL93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tpds/SihL93
Gilbert C. Sih, Edward A. Lee:
A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures. IEEE Trans. Parallel Distributed Syst. 4(2): 175-187 (1993)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.