"An Efficient Bottleneck Planes Exclusion Method for Reconfiguring 3D VLSI ..."

Junyan Qian et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TPDS.2023.3339961

access: closed

type: Journal Article

metadata version: 2024-02-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tpds/QianQDZZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tpds/QianQDZZ24
Junyan Qian, Kunzhu Qiu, Hao Ding, Huimin Zhang, Zhongyi Zhai:
An Efficient Bottleneck Planes Exclusion Method for Reconfiguring 3D VLSI Arrays. IEEE Trans. Parallel Distributed Syst. 35(2): 250-263 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.