"Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural ..."

Snaider Carrillo et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TPDS.2012.289

access: closed

type: Journal Article

metadata version: 2020-10-02

- view
  authority control:
- export record
  dblp key:
  - journals/tpds/CarrilloHMMPCM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tpds/CarrilloHMMPCM13
Snaider Carrillo, Jim Harkin, Liam McDaid, Fearghal Morgan, Sandeep Pande, Seamus Cawley, Brian McGinley:
Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations. IEEE Trans. Parallel Distributed Syst. 24(12): 2451-2461 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.