"An efficient architecture for fault-tolerant ATM switches."

Krishnan Padmanabhan (1995)

> Home

Details and statistics

DOI: 10.1109/90.469953

access: closed

type: Journal Article

metadata version: 2017-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ton/Padmanabhan95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ton/Padmanabhan95
Krishnan Padmanabhan:
An efficient architecture for fault-tolerant ATM switches. IEEE/ACM Trans. Netw. 3(5): 527-537 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.