Stop the war!
Остановите войну!
for scientists:
default search action
"Power-delay optimizations in gate sizing."
Sachin S. Sapatnekar, Weitong Chuang (2000)
- Sachin S. Sapatnekar, Weitong Chuang:
Power-delay optimizations in gate sizing. ACM Trans. Design Autom. Electr. Syst. 5(1): 98-114 (2000)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.