"A Reconfigurable 7T SRAM Bit Cell for High Speed, Power Saving and Low ..."

Bhawna Rawat, Poornima Mittal (2023)

> Home

Details and statistics

DOI: 10.1145/3616872

access: closed

type: Journal Article

metadata version: 2023-12-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/RawatM23a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/RawatM23a
Bhawna Rawat, Poornima Mittal:
A Reconfigurable 7T SRAM Bit Cell for High Speed, Power Saving and Low Voltage Application. ACM Trans. Design Autom. Electr. Syst. 28(6): 96:1-96:14 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.