"UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine."

Wuxi Li et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3174849

access: closed

type: Journal Article

metadata version: 2018-11-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/LiLLDP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/LiLLDP18
Wuxi Li, Yibo Lin, Meng Li, Shounak Dhar, David Z. Pan:
UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine. ACM Trans. Design Autom. Electr. Syst. 23(4): 42:1-42:23 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.