"Revealing Cluster Hierarchy in Gate-level ICs Using Block Diagrams and ..."

Burçin Çakir, Sharad Malik (2019)

> Home

Details and statistics

DOI: 10.1145/3329081

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/CakirM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/CakirM19
Burçin Çakir, Sharad Malik:
Revealing Cluster Hierarchy in Gate-level ICs Using Block Diagrams and Cluster Estimates of Circuit Embeddings. ACM Trans. Design Autom. Electr. Syst. 24(5): 50:1-50:19 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.