"Weighted $p$ -Bits for FPGA Implementation of Probabilistic Circuits."

Ahmed Zeeshan Pervaiz et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TNNLS.2018.2874565

access: closed

type: Journal Article

metadata version: 2024-11-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tnn/PervaizSGC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tnn/PervaizSGC19
Ahmed Zeeshan Pervaiz, Brian M. Sutton, Lakshmi Anirudh Ghantasala, Kerem Yunus Çamsari:
Weighted $p$ -Bits for FPGA Implementation of Probabilistic Circuits. IEEE Trans. Neural Networks Learn. Syst. 30(6): 1920-1926 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.