"Design and analysis of SRAM cell using reversible logic gates towards ..."

O. Mohana Chandrika, M. Siva Kumar (2022)

> Home

Details and statistics

DOI: 10.1007/S11227-021-03851-Z

access: closed

type: Journal Article

metadata version: 2022-11-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/chandrikak22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/chandrikak22
O. Mohana Chandrika, M. Siva Kumar:
Design and analysis of SRAM cell using reversible logic gates towards smart computing. J. Supercomput. 78(2): 2287-2306 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.