"Interpolating time counter with 100 ps resolution on a single FPGA device."

Ryszard Szplet, Józef Kalisz, Rafal Szymanowski (2000)

> Home

Details and statistics

DOI: 10.1109/19.863942

access: closed

type: Journal Article

metadata version: 2020-06-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tim/SzpletKS00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tim/SzpletKS00
Ryszard Szplet, Józef Kalisz, Rafal Szymanowski:
Interpolating time counter with 100 ps resolution on a single FPGA device. IEEE Trans. Instrum. Meas. 49(4): 879-883 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.