![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Realization of Zero Measurement Dead Time on FPGA-Based Time-to-Digital ..."
Xinren Qi, Jianfeng Zhang, Yonggang Wang (2025)
- Xinren Qi
, Jianfeng Zhang
, Yonggang Wang
:
Realization of Zero Measurement Dead Time on FPGA-Based Time-to-Digital Converters. IEEE Trans. Instrum. Meas. 74: 1-8 (2025)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.