"Topology-Aware Matrix Partitioning Method for FPGA Real-Time Simulation of ..."

Han Xu et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TIE.2023.3308137

access: closed

type: Journal Article

metadata version: 2024-05-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/XuZZLZQZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/XuZZLZQZ24
Han Xu, Jialin Zheng, Yangbin Zeng, Weicheng Liu, Fuhai Zhao, Chunhui Qu, Zhengming Zhao:
Topology-Aware Matrix Partitioning Method for FPGA Real-Time Simulation of Power Electronics Systems. IEEE Trans. Ind. Electron. 71(7): 7158-7168 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.