"A Systematic Methodology for Parasitic Capacitance Estimation and ..."

Ripun Phukan, Shin-Yu Chen, Rolando Burgos (2024)

> Home

Details and statistics

DOI: 10.1109/TIE.2023.3265061

access: closed

type: Journal Article

metadata version: 2023-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/PhukanCB24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/PhukanCB24
Ripun Phukan, Shin-Yu Chen, Rolando Burgos:
A Systematic Methodology for Parasitic Capacitance Estimation and Validation of Multichip Modules. IEEE Trans. Ind. Electron. 71(3): 2489-2497 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.