![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Interface Algorithm Design for Power Hardware-in-the-loop Emulation of ..."
Binbin Li et al. (2021)
- Binbin Li
, Zigao Xu
, Shengbo Wang, Linjie Han, Dianguo Xu
:
Interface Algorithm Design for Power Hardware-in-the-loop Emulation of Modular Multilevel Converter Within High-Voltage Direct Current Systems. IEEE Trans. Ind. Electron. 68(12): 12206-12217 (2021)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.