"Finding and Applying Loop Transformations for Generating Optimized FPGA ..."

Harald Devos et al. (2007)

> Home

Details and statistics

DOI: 10.1007/978-3-540-71528-3_11

access: closed

type: Journal Article

metadata version: 2020-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/thipeac/DevosBCCDS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/thipeac/DevosBCCDS07
Harald Devos, Kristof Beyls, Mark Christiaens, Jan M. Van Campenhout, Erik H. D'Hollander, Dirk Stroobandt:
Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations. Trans. High Perform. Embed. Archit. Compil. 1: 159-178 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.