"Traffic considerations for the design of ATM switch architectures."

Sathya Rao et al. (1996)

> Home

Details and statistics

DOI: 10.1007/BF02109730

access: closed

type: Journal Article

metadata version: 2020-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/telsys/RaoVPR96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/telsys/RaoVPR96
Sathya Rao, F. Volery, M. Potts, M. Riese:
Traffic considerations for the design of ATM switch architectures. Telecommun. Syst. 5(1): 123-133 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.