"Achieving Super-Linear Speedup across Multi-FPGA for Real-Time DNN Inference."

Weiwen Jiang et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3358192

access: closed

type: Journal Article

metadata version: 2024-07-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/JiangSZ0ZSH19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/JiangSZ0ZSH19
Weiwen Jiang, Edwin H.-M. Sha, Xinyi Zhang, Lei Yang, Qingfeng Zhuge, Yiyu Shi, Jingtong Hu:
Achieving Super-Linear Speedup across Multi-FPGA for Real-Time DNN Inference. ACM Trans. Embed. Comput. Syst. 18(5s): 67:1-67:23 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.