"On-chip traffic regulation to reduce coherence protocol cost on a ..."

Qiang Yang et al. (2014)

> Home

Details and statistics

DOI: 10.1145/2567931

access: closed

type: Journal Article

metadata version: 2020-09-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/0006FPJ14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/0006FPJ14
Qiang Yang, Jian Fu, Raphael Poss, Chris R. Jesshope:
On-chip traffic regulation to reduce coherence protocol cost on a microthreaded many-core architecture with distributed caches. ACM Trans. Embed. Comput. Syst. 13(3s): 103:1-103:21 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.