"A parallel genetic algorithm for performance-driven VLSI routing."

Jens Lienig (1997)

> Home

Details and statistics

DOI: 10.1109/4235.585890

access: closed

type: Journal Article

metadata version: 2020-05-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tec/Lienig97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tec/Lienig97
Jens Lienig:
A parallel genetic algorithm for performance-driven VLSI routing. IEEE Trans. Evol. Comput. 1(1): 29-39 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.