"Architecture and implementation of a highly parallel single-chip video DSP."

Hironori Yamauchi et al. (1992)

> Home

Details and statistics

DOI: 10.1109/76.143420

access: closed

type: Journal Article

metadata version: 2023-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/YamauchiTMS92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/YamauchiTMS92
Hironori Yamauchi, Yutaka Tashiro, Toshihiro Minami, Yutaka Suzuki:
Architecture and implementation of a highly parallel single-chip video DSP. IEEE Trans. Circuits Syst. Video Technol. 2(2): 207-220 (1992)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.