"A Five-Stage Pipeline, 204 Cycles/MB, Single-Port SRAM-Based Deblocking ..."

Ke Xu, Chiu-sing Choy (2008)

> Home

Details and statistics

DOI: 10.1109/TCSVT.2008.918437

access: closed

type: Journal Article

metadata version: 2022-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/XuC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/XuC08
Ke Xu, Chiu-sing Choy:
A Five-Stage Pipeline, 204 Cycles/MB, Single-Port SRAM-Based Deblocking Filter for H.264/AVC. IEEE Trans. Circuits Syst. Video Technol. 18(3): 363-374 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.