"Byte and modulo addressable parallel memory architecture for video coding."

Jarno K. Tanskanen, Tero Sihvo, Jarkko Niittylahti (2004)

> Home

Details and statistics

DOI: 10.1109/TCSVT.2004.835148

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/TanskanenSN04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/TanskanenSN04
Jarno K. Tanskanen, Tero Sihvo, Jarkko Niittylahti:
Byte and modulo addressable parallel memory architecture for video coding. IEEE Trans. Circuits Syst. Video Technol. 14(11): 1270-1276 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.