"A Fully Pipelined Hardware Architecture for Intra Prediction of HEVC."

Biao Min, Zhe Xu, Ray C. C. Cheung (2017)

> Home

Details and statistics

DOI: 10.1109/TCSVT.2016.2593618

access: closed

type: Journal Article

metadata version: 2023-08-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/MinXC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/MinXC17
Biao Min, Zhe Xu, Ray C. C. Cheung:
A Fully Pipelined Hardware Architecture for Intra Prediction of HEVC. IEEE Trans. Circuits Syst. Video Technol. 27(12): 2702-2713 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.