"A Resource-Efficient Hardware Architecture for Connected Component Analysis."

Michael J. Klaiber et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TCSVT.2015.2450371

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/KlaiberBBS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/KlaiberBBS16
Michael J. Klaiber, Donald G. Bailey, Yousef O. Baroud, Sven Simon:
A Resource-Efficient Hardware Architecture for Connected Component Analysis. IEEE Trans. Circuits Syst. Video Technol. 26(7): 1334-1349 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.