"Systolic array architecture for Gabor decomposition."

Giridharan Iyengar, Sethuraman Panchanathan (1995)

> Home

Details and statistics

DOI: 10.1109/76.465089

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/IyengarP95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/IyengarP95
Giridharan Iyengar, Sethuraman Panchanathan:
Systolic array architecture for Gabor decomposition. IEEE Trans. Circuits Syst. Video Technol. 5(4): 355-359 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.