"Parallelized RDOQ Algorithm and Fully Pipelined Hardware Architecture for ..."

Xiaofeng Huang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSVT.2023.3349278

access: closed

type: Journal Article

metadata version: 2025-01-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/HuangTPY00M24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/HuangTPY00M24
Xiaofeng Huang, Ran Tang, Rui Pan, Haibing Yin, Zhao Wang, Shiqi Wang, Siwei Ma:
Parallelized RDOQ Algorithm and Fully Pipelined Hardware Architecture for AVS3 Video Coding. IEEE Trans. Circuits Syst. Video Technol. 34(7): 6430-6444 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.