"Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder."

Tung-Chien Chen et al. (2006)

> Home

Details and statistics

DOI: 10.1109/TCSVT.2006.873163

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcsv/ChenCHTCCC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcsv/ChenCHTCCC06
Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, Liang-Gee Chen:
Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEE Trans. Circuits Syst. Video Technol. 16(6): 673-688 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.