"Efficient Circuit Design of Reversible Square."

H. V. Jayashree, Himanshu Thapliyal, Vinod Kumar Agrawal (2017)

> Home

Details and statistics

DOI: 10.1007/978-3-662-54563-8_2

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcos/JayashreeTA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcos/JayashreeTA17
H. V. Jayashree, Himanshu Thapliyal, Vinod Kumar Agrawal:
Efficient Circuit Design of Reversible Square. Trans. Comput. Sci. 29: 33-46 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.