"An FPGA-Based Fault-Tolerant 2D Systolic Array for Matrix Multiplications."

Tadayoshi Horita, Itsuo Takanami (2011)

> Home

Details and statistics

DOI: 10.1007/978-3-642-22619-9_6

access: closed

type: Journal Article

metadata version: 2020-03-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcos/HoritaT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcos/HoritaT11
Tadayoshi Horita, Itsuo Takanami:
An FPGA-Based Fault-Tolerant 2D Systolic Array for Matrix Multiplications. Trans. Comput. Sci. 13: 108-124 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.