"A Novel Concept for High-Speed Time Switch Approaching Memory Read Cycle ..."

Yousuke Yamamoto et al. (1986)

> Home

Details and statistics

DOI: 10.1109/TCOM.1986.1096640

access: closed

type: Journal Article

metadata version: 2020-09-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcom/YamamotoMKTY86
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcom/YamamotoMKTY86
Yousuke Yamamoto, Hiroshi Miyanaga, Yoshiji Kobayashi, Yasukazu Terada, Naoaki Yamanaka:
A Novel Concept for High-Speed Time Switch Approaching Memory Read Cycle Limit. IEEE Trans. Commun. 34(9): 953-955 (1986)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.