"An Efficient FPGA-Based Parallel Phase Unwrapping Hardware Architecture."

Huan-Yuan Chen et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TCI.2017.2663767

access: closed

type: Journal Article

metadata version: 2017-12-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tci/ChenHHC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tci/ChenHHC17
Huan-Yuan Chen, Shu-Hao Hsu, Wen-Jyi Hwang, Chau-Jern Cheng:
An Efficient FPGA-Based Parallel Phase Unwrapping Hardware Architecture. IEEE Trans. Computational Imaging 3(4): 996-1007 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.