"A new RISC processor architecture for MPEG-2 decoding."

Kunihiro Yamada et al. (2002)

> Home

Details and statistics

DOI: 10.1109/TCE.2002.1010104

access: closed

type: Journal Article

metadata version: 2020-07-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tce/YamadaKSSM02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tce/YamadaKSSM02
Kunihiro Yamada, Masanori Kojima, Toru Shimizu, Fumiaki Sato, Tadanori Mizuno:
A new RISC processor architecture for MPEG-2 decoding. IEEE Trans. Consumer Electron. 48(1): 143-150 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.