"ViP: A Hierarchical Parallel Vision Processor for Hybrid Vision Chip."

Xuemin Zheng et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3156945

access: closed

type: Journal Article

metadata version: 2024-08-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/ZhengCZLLDYWL22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/ZhengCZLLDYWL22
Xuemin Zheng, Li Cheng, Mingxin Zhao, Qian Luo, Honglong Li, Runjiang Dou, Shuangming Yu, Nanjian Wu, Liyuan Liu:
ViP: A Hierarchical Parallel Vision Processor for Hybrid Vision Chip. IEEE Trans. Circuits Syst. II Express Briefs 69(6): 2957-2961 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.