"A 14-Bit 3-GS/s DAC Achieving SFDR >63dB Up to 1.4GHz With Random ..."

Fengjie Wang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCSII.2021.3123251

access: closed

type: Journal Article

metadata version: 2025-01-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/WangWLY22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/WangWLY22
Fengjie Wang, Zhiyu Wang, Jiarui Liu, Faxin Yu:
A 14-Bit 3-GS/s DAC Achieving SFDR >63dB Up to 1.4GHz With Random Differential-Quad Switching Technique. IEEE Trans. Circuits Syst. II Express Briefs 69(3): 879-883 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.