"A Scalable Area-Efficient Low-Delay Asynchronous AER Circuits Design for ..."

Siyuan Ouyang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSII.2024.3351840

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/OuyangZJLLZZL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/OuyangZJLLZZL24
Siyuan Ouyang, Keji Zhou, Hao Jiang, Chenyang Li, Jinhao Liang, Fangduo Zhu, Xumeng Zhang, Qi Liu:
A Scalable Area-Efficient Low-Delay Asynchronous AER Circuits Design for Neuromorphic Chips. IEEE Trans. Circuits Syst. II Express Briefs 71(5): 2804-2808 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.