"Hardware Accelerator Design for Sparse DNN Inference and Training: A Tutorial."

Wendong Mao et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSII.2023.3344681

access: closed

type: Journal Article

metadata version: 2024-03-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/MaoWXWW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/MaoWXWW24
Wendong Mao, Meiqi Wang, Xiaoru Xie, Xiao Wu, Zhongfeng Wang:
Hardware Accelerator Design for Sparse DNN Inference and Training: A Tutorial. IEEE Trans. Circuits Syst. II Express Briefs 71(3): 1708-1714 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.