![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"A DAC/ADC-Based Wireline Transceiver Datapath Functional Verification on ..."
Jaewon Lee et al. (2024)
- Jaewon Lee
, Seoyoung Jang
, Yujin Choi, Donggeon Kim, Serdar A. Yonar, Matthias Braendli
, Andrea Ruffino, Thomas Morf, Marcel A. Kossel
, Pier Andrea Francese
, Gain Kim:
A DAC/ADC-Based Wireline Transceiver Datapath Functional Verification on RFSoC Platform. IEEE Trans. Circuits Syst. II Express Briefs 71(7): 3318-3322 (2024)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.