"A 3.36-GHz Locking-Tuned Type-I Sampling PLL With -78.6-dBc Reference Spur ..."

Yunbo Huang et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TCSII.2021.3094934

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/Huang0JMM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/Huang0JMM21
Yunbo Huang, Yong Chen, Hailong Jiao, Pui-In Mak, Rui Paulo Martins:
A 3.36-GHz Locking-Tuned Type-I Sampling PLL With -78.6-dBc Reference Spur Merging Single-Path Reference-Feedthrough-Suppression and Narrow-Pulse-Shielding Techniques. IEEE Trans. Circuits Syst. II Express Briefs 68(9): 3093-3097 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.