"An RRAM-Based Digital Computing-in-Memory Macro With Dynamic Voltage Sense ..."

Yifan He et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3209872

access: closed

type: Journal Article

metadata version: 2025-03-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/HeYFHJWZSYL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/HeYFHJWZSYL23
Yifan He, Jinshan Yue, Xiaoyu Feng, Yuxuan Huang, Hongyang Jia, Jingyu Wang, Lu Zhang, Wenyu Sun, Huazhong Yang, Yongpan Liu:
An RRAM-Based Digital Computing-in-Memory Macro With Dynamic Voltage Sense Amplifier and Sparse-Aware Approximate Adder Tree. IEEE Trans. Circuits Syst. II Express Briefs 70(2): 416-420 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.